AIT2138

AIT2138 Video Signal Processor (VSPro)TM VGA to NTSC/PAL Encoder Patent Pending

General Description

The AIT2138 video signal processor converts the non-interlaced analog RGB and syncs (vertical, horizontal or composite) from a standard VGA source into a broadcast quality NTSC or PAL video signal. In addition to the S-Video and Composite outputs, the AIT2138 provides optional interlaced analog RGB or analog YC_bC_r output formats. Advanced digital signal processing and *Flic-Free*TM digital filter technology provide a clean and stable video display.

The AIT2138 is a master mode only video signal processor. Scan rate conversion is accomplished through an external SDRAM or EDO memory which allows the AIT2138 to accept VGA input not necessarily synchronized with TV timing. The AIT2138 accepts multi-sync inputs, supporting resolutions from 640x480 (up to 85 Hz refresh rate) to 1024x768 (70 Hz). A proprietary digital scaler fits the computer image, with borders and menu bars visible for all of the above resolutions, into an underscaned TV-Size image for both NTSC and PAL video standards. The AIT2138 also provides Zoom, Freeze, Pan, and Scroll capabilities.

The AIT2138 can be controlled from pins or via I^2C . All video processing is done in the digital domain with no tuning circuits. Oversampling techniques in the digital encoder result in very simple and inexpensive analog output filters. The output DACs generate standard video-level signals into a 50 Ω load (150 Ω termination at the source and 75 Ω load at the video monitor).

The AIT2138 requires an absolute minimum of external components. Precision timing is derived from a 27 MHz crystal or clock reference. The AIT2138 conserves power by supporting the VESA DPMS, as well as a complete chip power-down mode. The AIT2138 is fabricated in a sub-micron CMOS process and packaged in 128-lead MQFP. Performance is guaranteed from 0°C to 70°C (T_A).

Features

- Single-chip, crystal-controlled, all-digital Video Signal Processing
- Simultaneous display on Monitor, LCD and TV
- Multiple frequency input formats: 640x480, up to 85 Hz 800x600, up to 85 Hz 1024x768, up to 70 Hz
- Underscan, Freeze, Zoom, Pan and Scroll
- Supports NTSC, NTSC-EIAJ, and PAL B/D/G/H/I/M/N standards
- Supports Macintosh, NEC-PC98 and PC
- Line-21 and Line-284 Closed Captioning Support
- 3-Channel 8-Bit ADC inputs for true 16.7 million color conversion
- 3-Channel 10-bit DAC outputs
- Proprietary memory compression reduces external memory size
- External EDO (256K X 16-Bit) memory interface
- External SDRAM (1M X 16-Bit) memory interface
- Fully programmable through I²C port or hardware (pin-based) controls
- *Flic-Free*TM filter
- Selectable TV output format Composite, S-Video, YC_bC_r or RGB/SCART
- Auto detect input video mode
- Auto detect the presence of the TV
- Single +5V power supply

Applications

- Computer Compatible TV
- Internet Appliance / TV / SetTopBox
- Advanced VGA to Video Converter
- DVD movie playback



Vision for Multimedia

AIT2138 Block Diagram



Functional Description

The AIT2138 comprises all of the circuitry necessary to convert analog RGB signals from a graphic controller or RAMDAC into standard base band video signal adhering to worldwide NTSC and PAL formats.

The AIT2138 is a stand-alone VGA-to-TV video processor with user selectable RGB, YC_bC_r , S-Video or Composite output. The AIT2138 is a master mode only video converter. Using external SDRAM or EDO memory, the input timing and output video timing become independent. The AIT2138 has the capability to accept VGA input not necessarily synchronized with TV timing, to manipulate the image and to generate extremely accurate video output signals. The internal line cache provides anti-flicker conversion.

The AIT2138 provides additional image control such as Zoom by 2, positioning and panning. A built-in digital scaler scales down the computer image vertically and horizontally to generate an underscan TV-Size display image. The AIT2138 operates entirely in the digital domain between A/D conversion of graphic input signals and D/A conversion of Composite, S-Video, RGB or YUV output signals.

Operation

The analog VGA signal is digitized by three 8-bit A/D converters operating up to 48 MHz. The standard signal range is from 0 to 0.85V, but other values can be accommodated by varying the reference voltage.

Clocks for the input portion of the AIT2138 are generated by an internal phase-locked loop with an integral divideby-N counter. This clock generator uses the VGA horizontal sync or composite sync as its input reference frequency. The clock generated by the PLL and counter is locked to the incoming line rate and is used to digitize a fixed number of pixels per line.

With the external SDRAM or EDO memory, the sampled data is stored and retrieved by the video signal processor. The clock for the processor portion of the AIT2138 is crystal-controlled at 27 MHz. It is generated by connecting a standard 27 MHz oscillator or crystal to an internal oscillator circuit. As a result of de-coupling the input and output, the stable time-base ensures adherence to the television standards.

Input A/D conversion

Eight-bit A/D converters are used on each of the red, green, and blue input video signals at up to 48MHz sampling rate. HSYNC and VSYNC are buffered by Schmitt trigger gates. Typical RGB signal range is from 0 to 0.85V. A different reference voltage can be applied to V_{RT} in order to override the internal reference to accommodate different input signal ranges. This externally supplied reference voltage should be higher or equal to the maximum RGB signal range.

Converting from RGB to Components

Digital video processing within the AIT2138 is done with common YUV color components. The output of the RGB-to-YUV matrix operates in 24bit with the YUV data decimated to 4:2:2 format.

Flicker Filtering

A finite impulse response digital filter is used to reduce flicker due to single line elements of the graphic input image and the interlaced structure of NTSC and PAL video. This is constructed using proprietary AITech algorithms.

Scan Conversion Operation

Video scan-rate and timing are generated by the control logic based on the input VGA compatible graphic signal.

The AIT2138 front end comprises all the circuitry in the signal path from the A/D converters to the vertical filter network. All front-end circuits operate at the phase-locked clock frequency. This means that digital video pixels (16-bits of YUV 4:2:2) are written into the external FIFO or SDRAM or EDO memory at the same rate as the pixel clock frequency.

Master Mode

In master mode operation, the processor internally generates all the timing and sync signals, and provides the Horizontal Sync, Vertical Sync, and an internal Pixel Data Clock to the external memory devices. The processor is capable of accepting the multi-sync inputs in the master mode operation. The processor provides a clock and an odd/even signal to the FIFO or the external memory devices. The VGA data read-in time is not necessary to be synchronized with the writeout time to the processor. Depending on the memory configuration, the AIT2138 supports VGA 640 x 480, SVGA 800 x 600, 1024 x 768, Mac 640 x 480, 832 x 624, and NEC 640 x 400 underscan modes.

Positioning

Four positioning function pins allow the encoded graphic image to be shifted up/down and left/right in case the video image needs to be centered or repositioned.

Zooming and Panning

The Zoom feature doubles the video image size in both the horizontal and vertical directions. Each VGA pixel will become an equivalent of 4-pixels displaying to video. In the Zoom mode, the positioning function pins will act as panning control to pan the zoom-window across the expanded VGA image.

Internal Digital Video Encoder

The processor section of the AIT2138 accepts the digital video data at the external memory device I/O port in YUV 4:2:2 format. The processor input is separated into the luminance and chrominance components. The chrominance signals are modulated by a digitally synthesized subcarrier. The luminance and chrominance signals are separately interpolated to twice the pixel rate, and converted into analog S-Video signals by two 10-bit D/A converters. The analog Composite video signal is output by a third 10-bit D/A converter. The AIT2138 also provides pins selectable analog $YC_bC_r(Sync \text{ on } Y)$ or RGB output format for applications that demand the highest quality display. A Color Space Converter is used to convert YC_bC_r to RGB format.

Encoder Timing

The processor operates from a single clock at 27 MHz. Different preset timing parameters are selected with the format control pins. These pins configure the AIT2138 for NTSC, NTSC-EIAJ, and PAL-B/D/G/H/I/M/N television standards.

Blanking

The AIT2138 is designed to blank the video screen to blue by setting BLANK control input to HIGH.

Power Conservation

The AIT2138 supports the VESA DPMS power down mode to conserve power. The operational state of the AIT2138 is controlled by the pulse activity on VGA HSync and VSync according to *Table 3*. I^2C can also be used to detect the present of HSync and Vsync. When the AIT2138 is not in use, it can further conserve power by using the PWRDN pin or via I^2C .

| Signal Type | Name | Function | Type/Value | Package/Pin MQFP |
|---------------------|----------------------------------|--|-----------------|---|
| Clock | XTAL ₁₋₂ | Subcarrier Reference Crystal/Clock | - | 61, 62 |
| Global Controls | TVSTD ₁₋₀ PAL_NTSC | Video Output Standard Select | TTL | 90, 98 103 |
| | FIL | Flicker Filter Select | TTL | 104 |
| | PWRDN | Power-Down Control | TTL | 73 |
| | RESET\ | Reset | TTL | 3 |
| | PHASE | Sampling Phase Control | TTL | 120 |
| | YUV_OUT | YUV output Select | TTL | 106 |
| | RGB_OUT | RGB output Select | TTL | 107 |
| | FREEZE | Video Image Freeze Select | TTL | 123 |
| | ZOOM | Video Image Zoom Select | TTL | 102 |
| | OVRSCN | Overscan and Underscan Select | TTL | 105 |
| | POS _{U, L, R, D} | Video Image Position Controls | TTL | 113, 112, 111, 110 |
| Encoder | CVIDEN | Composite Video D/A Control | TTL | 67 |
| Controls | SVIDEN | S-Video D/A Control | TTL | 66 |
| | BLANK | Blank Screen Generator | TTL | 122 |
| | EN_RST\ | Encoder Reset | TTL | 86 |
| Video | R, G, B | Analog RGB Inputs | V _{RT} | 83, 88, 94 |
| Inputs | V _{TIN} | A/D Converter Reference Input, Buffered | +0.85V | 80 |
| | V _{TOUT} | A/D Converter Reference Output, Buffered | +0.85V | 81 |
| | V _{RT} | A/D Converter Reference Input, Unbuffered | +0.85V | 93 |
| | HSRAW | VGA Horizontal Sync | TTL | 125 |
| | VSRAW | VGA Vertical Sync | TTL | 127 |
| Video | COMPOSITE | NTSC/PAL Video Output | 1 V p-p | 75 |
| Outputs | LUMA | Luminance-only Video | 1 V p-p | 72 |
| | CHROMA | Chrominance-only Video | 1 V p-p | 77 |
| | HSOUT | Buffered VGAHS Output | TTL | 126 |
| | VSOUT | Buffered VGAVS Output | TTL | 128 |
| | CSYNC | Composite Synchronization Signal Output | TTL | 82 |
| Encoder | V _{REF} | D/A Voltage Reference Input/Output | +1.235V | 74 |
| Reference | R _{REF} | Current-setting Resistor | 140Ω | 70 |
| SDRAM Memory I/O | PDI _{0~15} | Bi-directional Data I/O from/to memory | TTL | 37, 38, 39, 40, 41, 43, 44, 45, 46, 47, 48, 49, 50, 51, 53, 54 |
| | PDO _{0~10} | Address Output Pins from memory | TTL | 17, 18, 20, 21, 22, 23, 24, 25, 26, 27, 28 |
| | PDO_12 | CAS Column Address Strobe | TTL | 31 |
| | PDO_13 | RAS Row Address Strobe | TTL | 32 |
| | PDO_14 | DQM, Data Input/Output mask | TTL | 33 |

Package Interconnections

VGA to NTSC/PAL Encoder

| | PDO_15 | MWR Memory Read/Write Input | TTL | 34 |
|----------------------|----------------------|---|-----------------|---|
| | MW_CLK | CLK, Clock Signal | TTL | 14 |
| | MW_RST | CKE, Enable/Disable Clock Signal | TTL | 15 |
| | MW_EN | CS Enable/Disable Command Decoder | TTL | 16 |
| | SDR | SDRAM Memory Select | TTL | 121 |
| EDO Memory I/O | PDI _{0~15} | Bi-directional Data I/O from/to memory | TTL | 37, 38, 39, 40, 41, 43, 44, 45, 46, 47, 48, 49, 50, 51, 53, 54 |
| | PDO _{0~8} | Address Output Pins from memory | TTL | 17, 18, 20, 21, 22, 23, 24, 25, 26 |
| | PDO_12 | CAS Column Address Strobe | TTL | 31 |
| | PDO_13 | RAS Row Address Strobe | TTL | 32 |
| | PDO_14 | MOE Memory Output Enable | TTL | 33 |
| | PDO_15 | MWR Memory Read/Write Input | TTL | 34 |
| I ² C-bus | I ² C_SDA | I ² C Serial Data Input (logic "high" or logic "low") | TTL Tri-Stat | 118 |
| | I ² C_SCL | I ² C Serial Data Input (<400KHz) | TTL | 116 |
| | I ² C_ADR | Slave Device Address Select | TTL | 117 |
| | V _{DD_3.3} | SDRAM I/O Power Supply | +3.3V | 13, 36, 58* |
| Power | V _{DD} | Digital Power Supply | +5.0 V | 1, 6, 9, 59, 71, 92, 101, 115, 109 |
| | V _{DDA} | Analog Power Supply | +5.0 V | 96, 91, 85, 78, 79, 65 |
| | VDDPLL | A/D Phase Locked Loop Power | +5.0 V | 12 |
| Ground | GNDPLL | A/D Phase Locked Loop Ground | 0.0 V | 10 |
| | DGND | Digital Ground | 0.0 V | 2, 7, 19, 29, 42, 52, 63, 87, 97, 114, 119, 124 |
| | AGND | Analog Ground | 0.0 V | 64, 76, 84, 89, 95, 108 |
| No Connect | NC | Do Not Connect | - | 4, 8, 35, 60, 68, 99, 30, 55, 56, 57, 100 |
| MISC | T_EN | Testing ONLY. Must Tie to Low | TTL | 5 |
| | PLL_LPF | PLL Low Pass Filter | Analog | 11 |
| | C_COMP | Compensation Capacitor | Analog | 69 |

Note: * PIN13, 36, 58 also can be connected to V_{DD}

Signal Definitions

A/D Converter Interface

R, G, B Red, Green, Blue analog input from graphic card/computer. The expected voltage range of these

input signals is from 0.0 to 0.85 Volts.

- HSRAW Horizontal sync input from Graphic controller. The polarity of graphic HS is internally corrected to active LOW whether the incoming graphic HS is active HIGH or active LOW.
- VSRAW Vertical sync input from Graphic controller. The polarity of graphic VS is internally corrected to active LOW whether the incoming graphic VS is active HIGH or active LOW.
- VRT A/D reference in, unbuffered. This pin should be connected to a voltage follower or V_{TOUT} pin.
- V_{TIN} Input to top reference voltage buffer. External 0.1 uF bypass capacitor should be used.
- V_{TOUT} Top reference voltage buffer output that may be connected to V_{RT} to supply current to A/D converter reference resistors. In power down mode, V_{TOUT} drops to zero.

Clock Generators

 $XTAL_{1-2}$ Connection points for the 27 MHz oscillator or crystal. If an oscillator is used it's output should be fed into $XTAL_1$. If a crystal is used it should be connected across $XTAL_1$ and $XTAL_2$ along with the proper resistors and/or capacitors, as required by the crystal manufacturer. Use only a fundamental type crystal.

AIT2138 Controls

| TVSTD ₁₋₀ PAL_NTSC | Video output standard select. The AIT2138 has preprogrammed timings, sub-carrier frequencies and phase data that corresponds to worldwide NTSC and PAL standards. These input select pins direct the appropriate timing and sub-carrier data to the processor for set-up (refer to <i>Table 1</i>). |
|----------------------------------|--|
| FIL | Vertical Filter Mode selects (state machine). The 3-line flicker reduction filter may be configured for 3-line filtering, 2-line filtering, and no vertical filtering modes with these pins. Pulsing the FIL control pin will cycle through the different filtering modes as shown in <i>Table 2</i> . |
| PWRDN | When High, the AIT2138 is configured for minimum power consumption with all A/D, D/A, and logic disabled. When LOW, the AIT2138 is fully operational and subject to control input pins (PWRDN and BLANK). |
| YUV_OUT | When High, the AIT2138 is configured for YUV output, the COMPOSITE, LUMA, and CHROMA output pins will output Y, U, and V respectively. When LOW, YUV output is disabled. |
| RGB_OUT | When High, the AIT2138 is configured for RGB output, the CHROMA, COMPOSITE, and LUMA output pins will output R, G, and B respectively. When LOW, RGB output is disabled. |
| FREEZE | When brought to High, writing to the external field store devices stops on the next falling edge of VSYNC\. When brought to LOW, writing to the external field store devices resumes on the next falling edge of VSYNC\. |
| ZOOM | A pulse triggering pin, i.e., a pulse toggles the state of zoom in /out. The video image size can be doubled in both the horizontal and vertical directions (note: this makes the image $4x$ larger) during zoom in. The video image displays can be set back to the normal size by toggling this pin. |
| POS _D , | The position controls change the processor timing relative to incoming video so that the viewed |
| POS _R , | image may be shifted right or down, to reveal portions of the image that may be found near the |
| POSU, | edges or in the overscan areas. Vertical position is adjusted 2 lines per frame, total of 128 lines. |

VGA to NTSC/PAL Encoder

- POSL Horizontal position is moved 2 pixels per frame, total 128 pixels. Only POS_D, POS_R are used during $2_{POS} = 1$ (HIGH). When in the two-toggle positioning mode, upon reaching the end, the video image will revert to the most upper left position. In the 4-toggle positioning mode (2_{POS} = 0 or LOW), reversion is not supported and all 4 positioning controls have to be used in order to scroll back the image. During Zoom operation, the 4 positioning controls remains available, and are used for panning the image across the active video area. All four positioning control pins are level sensitive pins. POSD and POSR are active LOW. POSU and POSL are active HIGH.
- **OVRSCN** A toggle input. Internally pulled-low (equal to logic "0" or LOW). The video output is toggled between underscan and overscan. OVRSCN is only available at 640 X 480 resolution.

Table 1. TV Standard Control

| Television Standard | PAL_NTSC | TVSTD0 | TVSTD1 |
|---------------------|----------|--------|--------|
| NTSC | 0 | 0 | 0 |
| NTSC – EIA | 0 | 1 | 0 |
| PAL - M | 0 | 0 | 1 |
| PAL – N | 1 | 0 | 0 |
| PAL – BDGHI | 1 | 1 | 0 |
| PAL – Combination N | 1 | 1 | 1 |

Table 2. FIL Filter Mode Select Sequence

| I AL - Comomati | | 1 | 1 | 1 |
|-----------------------|------------|---------------|-----|------|
| Table 2. FIL Filte | r Mode Sel | lect Sequence | | nary |
| FIL | Filter M | Iode | | |
| ↓] | 3-line | | | |
| $\downarrow \uparrow$ | 2-line | | | |
| $\downarrow \uparrow$ | No filter | r | 3 | |
| L ↑ | Color ba | ars | 201 | |
| | | | | |

Encoder Controls

- **CVIDEN** Composite video D/A control. When HIGH, the Composite D/A converter is always enabled. When LOW, the Composite D/A converter is disabled when TV is not connected to the Composite port, vice versa. The Composite D/A status can be readback from the Output Control Register, OCR[4], through I₂C.
- **SVIDEN** S-Video D/A control. When HIGH, the CHROMA and LUMA D/A converters are always enabled. When LOW, the CHROMA and LUMA D/A converters are disabled when TV is not connected to the S-Video port, vice versa. The CHROMA and LUMA D/A status can be readback from the Output Control Register, OCR[3] and OCR[5] respectively, through I₂C.
- **BLANK** When HIGH, BLUE screen is displayed on the screen until BLANK goes LOW.
- EN RSTN When LOW, the all timing for the encoder will be reset. This is applicable when sync with an external video source.

Encoder Interface

- V_{REF} The voltage reference pin is the output of an internal 1.2 Volt band-gap type voltage reference. If this pin is left unconnected (except for a 0.1 microfarad capacitor to ground for noise de-coupling) the internal reference will be used for the three D/A converters. If an externally generated voltage reference of +1.2 Volts is applied to the V_{REF} pin, it will override the internal voltage reference and become the new reference for the D/A converters.
- R_{REF} A resistor of 140 Ohms is connected between the R_{REF} terminal and ground to set up the reference current for the three internal D/A converters. The value of this resistor determines the full-scale output current (and therefore the peak video level) of the D/A converters.
- COM- This analog base band composite video output can drive a 1 Vpp video into a $50\Omega (150//75)$
- POSITE terminated line. The composite signal contains all the sync, sub-carrier and active video information to drive monitors, projectors, VCRs or other video input devices. This pin will output the Y(with sync)/G component of YUV/RGB, when YUV_OUT/RGB_OUT pin is pulled HIGH.
- LUMA This analog base band monochrome video output can drive a 1 Vpp video into a 50Ω (150//75) terminated line. The luminance signal contains all sync and active video information necessary to drive black-and-white video input devices. This pin will output the U/B component of YUV/RGB, when YUV_OUT/RGB_OUT pin is pulled HIGH.
- CHROMA This analog chrominance video output drives a 50 Ohm terminated line. The CHROMA signal, when combined with the LUMA output signal comprises an S-Video two-wire video signal and is suitable for driving monitors, projectors, VCRs and other S-Video input devices. This pin will output the V/R component of YUV/RGB, when YUV_OUT/RGB_OUT pin is pulled HIGH.
- CSYNC Composite synchronization signal output for the converted video signal. In general, this pin is left not connected except for GENLOCK or other purposes.

SDRAM Memory I/O

- PDI₀₋₁₅ Pixel Data Input/Output pins for YUV digital component video to/from the external line store devices.
- PDO₀₋₁₀ Memory address output pin.
- PDO_12 CAS\, Column Address Strobe.
- PDO_13 RAS\, Row Address Strobe.
- PDO_14 DQM, Data Input/Output Mask.
- PDO_15 MWR\, Memory Read/Write Enable.
- MW_CLK CLK, Clock Signal.
- MW_RST CKE, Enable/Disable Clock Signal.
- MW_EN CS\, Enable/Disable Command Decorder.
- SDR SDRAM memory select pin. When HIGH SDRAM memory configuration is selected. This pin is not connected when EDO memory is used instead of SDRAM.

EDO Memory I/O

- PDI₀₋₁₅ Pixel Data Input/Output pins for YUV digital component video to/from the external line store devices.
- PDO₀₋₈ Memory address output pin.
- PDO_12 CAS\, Column Address Strobe.
- PDO_13 RAS\, Row Address Strobe.
- PDO_14 MOE\, Memory Output Enable.
- PDO_15 MWR\, Memory Read/Write Enable.

Power and Ground

- V_{DD} +5 Volt power to the internal digital circuits.
- V_{DDA} +5 Volt power to the internal analog circuits. V_{DD} and V_{DDA} must come from the same source.
- VDDPLL +5 Volt power to the internal A/D phase locked loop. It should originate from the same power plane but not to share the same via with any other power supplies.
- GNDPLL Ground point for the internal A/D phase locked loop. It should originate from the same ground plane but not to share the same via with other ground points.
- DGND Ground point for the internal digital circuits.
- AGND Ground point for the internal analog circuits. D_{GND} and A_{GND} should be connected to the same ground plane.

DPMS

VESA DPMS power down mode is controlled by the pulse activity on HSRAW and VSRAW according to the following table:

 Table 3. DPMS Power Down Select

| DPMS State VGAHS | | VGAVS | AIT2138 state |
|------------------|----------|----------|---------------------------------|
| On | active | active | On, video active |
| Stand-by | inactive | active | Stand-by, blue screen displayed |
| Suspend | active | inactive | Suspend, blue screen displayed |
| Off | inactive | inactive | Off, AIT2138 powered-down |

The VGAHS and VGAVS signal can be readback from the Output Control Register (OCR[1:0]) through I₂C. This function will allow other devices in the application to support the standard VESA DPMS so as to conserve more power.

I²C-Interface Operation

The AIT2138 provides an I²C interface capability, which simplifies both the design and operation of the product. The AIT2138 I²C bus uses two bi-directional wires, serial data (SDA) and serial clock (SCL) to transfer information between devices connected to the bus. Each device is recognized by a unique address. The AIT2138 I²C interface is only for slave mode so that the clock for synchronizing data transfer is generated by an I²C master. There are ten accessible I²C control registers. Writing to this control registers will override all other hardware or software control. Asserting chip reset causes the AIT2138 to regain set-up controls via hardware or software.

I²C Interface Characteristics

- 1. Serial data and clock rate up to 100K Hz.
- 2. Always in slave mode.
- 3. All registers can be read/write.
- 4. Each access must include an 8-bit sub-address.
- 5. No response to general calls.

I²C Input Pin

The AIT2138 I²C interface is controlled by four hardware pins.

- $I^2C_SDA : I^2C$ serial data input pin.
- $I^2C_CLK : I^2C$ serial clock input pin.
- I²C_ADR : This pin select one of the slave device addresses.

I²C Device Address

The I²C interface responds to the slave device address selected by the I²C_ADR pin.

| I ² C_ADR | Slave Device Address |
|----------------------|----------------------|
| 0 | 10001000 (88h) |
| 1 | 10001010 (8Ah) |

I²C Sub-Address

The I²C Interface writes to one of the ten control registers. These control registers control various functions of the chip. The control register data will override current hardware or software settings. Each I²C access must include one of these sub-addresses as defined in the following. The user must use the correct sub-address; otherwise the AIT2138 might lock into the wrong operating state.

| Sub- | | |
|---------|------|--|
| Address | Mode | Register Definition |
| 0 | R | Status register |
| 1 | R/W | LSBs of 11-bit P1 term |
| 2 | R/W | MSBs of 16-bit P2 term |
| 3 | R/W | LSBs of 16-bit P2 term |
| 4 | R/W | MSBs of 16-bit P3 term |
| 5 | R/W | LSBs of 16-bit P3 term |
| 7 | R/W | Vertical Position Register |
| 8 | R/W | Encoder Control register |
| 9 | R/W | Input Control Register |
| А | R/W | MSBs of 11-bit P1term & MSBs of 11-bit subcarrier phase adjust |
| В | R/W | PLL control register |
| С | R/W | LSBs of PLL modulus |
| D | R/W | Input Mode Detect Register |
| Е | R/W | Aperture correction register |
| 11 | R/W | Output Control Register |
| 16 | R/W | Horizontal Position Register |

AIT2138

VGA to NTSC/PAL Encoder

| 1D | R/W | LSBs of sub-carrier phase adjustment |
|----|-----|--------------------------------------|
| 38 | R/W | Close Caption first byte odd field |
| 39 | R/W | Close Caption second byte odd field |
| 3A | R/W | Close Caption first byte even field |
| 3B | R/W | Close Caption second byte even field |
| 3D | R | Device ID register |

I²C Write Cycle Format

The AIT2138 I²C interface supports read and writes cycle operations by the master device. I²C WRITE and READ access has the following transfer protocol (continuous write mode is also supported):

[Write]

| Start | | Device Addr | Write | A | lck | Sub Addr | Ack | x Da | ata (N) | ta (N) Ack (N) | | Stop |
|---------|---|----------------|-----------------------|-------------------------|-------------------------|---------------------------|-----------------------------------|-----------------------|------------|----------------|-----------|-----------|
| [Read] | | | | | | | | | | | | |
| Start | Devio Add | ce Write r | Ack | Sub Addr | Ack | Start | Device Addr | Read | Ack | Data | Ack | Stop |
| Start: | | The high | start cond | ition is d | efined as | the fallin | g edge of t | the SDA | signal w | hile SCL | (serial c | clock) is |
| Slave A | Slave Address: The 7-bit slave device address used by the AIT2138. Once communication is established, AIT2138 expects a device address ID from the master device. This device address is dete by the state of the I ² C_ADR pin. | | | | | | | ed, the letermined | | | | |
| Write: | | This | bit is "0" | for I ² C v | vrite oper | ration and | "1" for I ² | C read op | peration. | | | |
| Ack: | | This ackn | bit is the owledge s | acknowle successfu | edge bit. 1 receptio | The AIT2 on of the 8 | 2138 pulls 8-bit data. | the SDA | data lin | e to logic | "low" to | D |
| Sub Ad | dress: | The | 8-bit sub- | address f | or access | sing to one | e of the co | ntrol regi | sters. | | | |
| Data: | | The | 8-bit valu | e to be w | ritten int | o the cont | rol registe | r. | | | | |
| Stop: | | The edge | stop cond of SDA s | ition is ir ignal wh | itiated to ile SCL i | o terminat is logic "h | e the I ² C c igh". | ommunic | cation. It | t is define | ed as the | rising |
| | | | | | | | | | | | | |



Figure 1. An I²C interface transfer protocol of the AIT2138 for WRITE operation.

AIT2138



Figure 2. An I²C interface transfer protocol of the AIT2138 for READ operation.

Once the I^2C interface updates a control register. The contents of the control register will override other external hardware or software controls. Once written, the I^2C control information can only be changed by writing new information via the I^2C port or by asserting the reset pin of the AIT2138. Access to each control register must start with the START condition and end with the STOP condition.

| us Regis | ter (SR) | | | | | 9 | Address : Bits : 8 | : 00H |
|-----------------------------------|--|--|----|---|---|---|-----------------------|-------|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Туре | Reserve | Reserve | R | R | R | R | R | R |
| Bit 6 Bit 5: Bit 1 Bit 0 | 2 VGA INF LINE 21 1 = Bytes 0 = Bytes LINE 284 1 = Bytes 0 = Bytes | PUT MODE CAPTION not sent had been ser CAPTION not sent had been ser | ıt | | | | | |

I²C Register Definition

| P1 LSB Register (P1) Address : 01H Bits : 8 | | | | | | | | | 01H |
|--|------|-----|-----|-----|-----|-----|-----|-----|-----|
| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Туре | R/W |

Bit 7:0 P1 TERM LSB P1[7:0]

The P1 term is an 11-bit number. The least significant 8-bit is in this register. The most significant 3-bit is located at sub-address A. The P1, P2, and P3 terms control the color sub-carrier frequency.

Address : 03H

| P2 | MSB Regi | ster (P2) | | | | | | Address : Bits : 8 | 02H |
|----|----------|-----------|-----|-----|-----|-----|-----|-----------------------|-----|
| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Bit 7:0 P2 TERM MSB P2[15:8]

The P2 term is a 16-bit number. The most significant 8-bit is in this register. The least significant 8-bit is located at sub-address 3. The P1, P2, and P3 terms control the color sub-carrier frequency.

P2 LSB Register (P2)

| - | | | | | | | Bits:8 | |
|------|-----|-----|-----|-----|-----|-----|--------|-----|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Туре | R/W | R/W |

Bit 7:0 P2 TERM LSB P2[7:0]

The P2 term is a 16-bit number. The least significant 8-bit is in this register. The most significant 8-bit is located at sub-address 2. The P1, P2, and P3 terms control the color sub-carrier frequency.

| P3 MSB Register (P3) | | | in ica | | | | | Address : 04H Bits : 8 | |
|----------------------|------|-----|--------|-----|-----|-----|-----|---------------------------|-----|
| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Bit 7:0 P3 TERM MSB P3[15:8]

The P3 term is a 16-bit number. The most significant 8-bit is in this register. The least significant 8-bit is located at sub-address 5. The P1, P2, and P3 terms control the color sub-carrier frequency.

| P3 LSB Register (P3) Address : 05 Bits : 8 | | | | | | | | | 05H |
|---|------|-----|-----|-----|-----|-----|-----|-----|-----|
| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Туре | R/W |

Bit 7:0 P3 TERM LSB P3[7:0]

The P3 term is a 16-bit number. The least significant 8-bit is in this register. The most significant 8-bit is located at sub-address 4. The P1, P2, and P3 terms control the color sub-carrier frequency.

| Ve | rtical Posi | tion Regist | er (VPR) | | | | | Address : Bits : 8 | 07H |
|----|-------------|-------------|----------|-----|-----|-----|-----|-----------------------|-----|
| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Bit 7:0 VERTICAL POSITION

The 8-bit binary value defines the vertical position of the output video image. The 8-bit value is a 2-compliments signed number. Each input mode has its own startup default value. Subtracting from the start up default value will move the screen downward. Adding to the start up default value will move the screen upward. Each step represents 1 pixel. Since VPR is a signed-value, the most significant bit of this register is the sign bit.

Note that writing into this control register will override the current setting. The vertical position hardware pins are disabled until the chip is being reset.

| oder Cont | rol Regist | | Address : Bits : 8 | 08H | | | | | | | |
|-------------------|---------------|--------------------------------|-----------------------|-----|-----|-----|-----|-----|--|--|--|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | |
| Bit 7 | COLOR | BAR ENA | BLE | | | | | | | | |
| | 1 = Enat | ole color bar | output | | | | | | | | |
| 0 = Normal output | | | | | | | | | | | |
| Bit 6 BLANK | | | | | | | | | | | |
| | 1 = Blan | = Blank output | | | | | | | | | |
| 0 = Normal output | | | | | | | | | | | |
| Bit 5,2, | 4 TV OUT | Γ FORMAT | | | | | | | | | |
| | 000 = N' | TSC (7.5 IR | E setup) | | | | | | | | |
| | 001 = N' | 001 = NTSC (no setup) | | | | | | | | | |
| | $010 = P_{A}$ | 010 = PAL-M | | | | | | | | | |
| | 011 = N' | 011 = NTSC (7.5 IRE setup) | | | | | | | | | |
| | 100 = PA | 100 = PAL-N | | | | | | | | | |
| | 101 = PA | 101 = PAL I,G,H,B,D | | | | | | | | | |
| | 110 = PA | AL I,G,H,B, | D | | | | | | | | |
| | 111 = PA | AL combina | tion N | | | | | | | | |
| Bit 3 | UV_SEI | | | | | | | | | | |
| | 0 = Swa | 0 = Swap U, V color processing | | | | | | | | | |
| | 1 = Norr | 1 = Normal color porcessing | | | | | | | | | |
| Bit 1 NO_ROMS | | | | | | | | | | | |
| | Must be | zero | | | | | | | | | |
| Bit 0 | NO_V_I | NO_V_DT | | | | | | | | | |
| | Must be | zero | | | | | | | | | |

This register controls the encoder function. For PAL TV out format, the input process control register IPCR[4] must be set to 1.

| ut Process | Control I | | Address : Bits : 8 | 09H | | | | | | | | |
|------------|---|---|-----------------------|-----|-----|-----|-----|-----|--|--|--|--|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | |
| Bit 7 | ZOOM | | | | | | | | | | | |
| | 1 = Enable | le Zoom out | out | | | | | | | | | |
| | 0 = Normal output | | | | | | | | | | | |
| Bit 6 | OVERSC | CAN | | | | | | | | | | |
| | 1 = Enable | 1 = Enable Overscan output (only at 640x480) 0 = Normal output | | | | | | | | | | |
| | 0 = Norm | al output | 1 | | | | | | | | | |
| Bit 5 | FREEZE | - | | | | | | | | | | |
| | 1 = Freeze output | | | | | | | | | | | |
| | 0= normal output | | | | | | | | | | | |
| Bit 4 | PAL SEL | ECT | | | | | | | | | | |
| | 1 = PAL | output | | | | | | | | | | |
| | 0 = NTSC | C output | | | | | | | | | | |
| Bit 3:2 | FILTER ' | TYPE | | | | | | | | | | |
| | $00 = 3 \lim_{n \to \infty} \frac{1}{2} \lim_{$ | es filter | | | | | | | | | | |
| | $01 = 2 \lim_{n \to \infty} \frac{1}{2} \lim_{$ | es filter | | | | | | | | | | |
| | 10 = No flicker filter | | | | | | | | | | | |
| Bit 1:0 | HORIZONTAL FILTER | | | | | | | | | | | |
| | 2 = high bandwidth low pass filter | | | | | | | | | | | |
| | 1 = low bandwidth low pass filter | | | | | | | | | | | |
| | 0 = no ho | rizontal low | pass filter | | | | | | | | | |

Sub-Carrier Misc Register (SCMR)

Address : 0AH Rite · 8

Address : 0BH

| | | | | | | | BITS : 8 | |
|-------|-------|-----|-----|-----|----------|-----|----------|-----|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Туре | R/W | R/W | R/W | R/W | Reserved | R/W | R/W | R/W |
| D:4 7 | DECET | | | | | | | |

- Bit 7 **RESET SUB-CARRIER PHASE**
 - 1 =Reset phase every 8 frames
 - 0 = No reset
- **Bit 6:4** MSB OF SUB-CARRIER PHASE SCPR[10:8]
- Bit 3 Reserved
- Bit 2:0 MSB OF P1 TERM P1[10:8]

PLL Control Register (PCR)

| | | | | | | | Bits : 8 | |
|------|-----|-----|-----|-----|-----|-----|----------|-----|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Туре | R/W | R/W |

Bit 7:6 MSB OF PLL MODULUS PMR[9:8]

- Bit 5:4 INTERNAL CLOCK DELAY ADJUST
- Bit 3 PLL PRE_D2 CONTROL
- Bit 2 PLL OUT_D2 CONTROL
- Bit 1 PLL FEB1_D2 CONTROL
- Bit 0 RESET

VGA to NTSC/PAL Encoder

Address : 0DH

| PLL Modulus Register (PMR) Address : 0CH Bits : 8 | | | | | | | | 0CH | |
|--|------|-----|-----|-----|-----|-----|-----|-----|-----|
| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Туре | R/W |

Bit 7:0 LSB OF PLL MODULUS PMR[7:0]

Input Mode Detect Register (IMDR)

| | _ | - | - | | | | Bits:8 | |
|------|-----|-----|-----|-----|-----|-----|--------|----------|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Туре | R/W | Reserved |

| Bit 7 | V FREQ |
|-------|--|
| | 1 = within range of V Freq > 63 Hz |
| Bit 6 | V LINE COUNT |
| | 1 = More than 470 vertical lines |
| Bit 5 | V LINE COUNT |
| | 1 = More than 530 vertical lines |
| Bit 4 | V LINE COUNT |
| | 1 = More than 700 vertical lines |
| Bit 3 | V FREQ |
| | 1 = within range of 63 Hz < V freq < 69 Hz |
| Bit 2 | V FREQ |
| | 1 = within range of 69 Hz < V freq < 73 Hz |
| Bit 1 | V FREQ |
| | 1 = within range of 73 Hz < V freq < 79 Hz |
| Bit 0 | RESERVED |
| | |
| | |
| | |

Aperture Control Register (ACR)

| erture Cor | ntrol Regis | ter (ACR) | | P | | | Address : Bits : 8 | 0EH |
|------------|-------------|-----------|-----|-----|-----|-----|-----------------------|-----|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

- Bit 6 LINE 284 CLOSE CAPTION ENABLE
- Bit 5:4 Y-CHANNEL DELAY
 - 00 = No delay
 - 01 = 1 clock delay
 - 10 = 1 clock delay
 - 11 = 2 clock delay
- MAXIMUM CORRECTION Bit 3
- Bit 2 **CORRECTION/2**
- Bit 1 **CORRECTION/4**
- Bit 0 **CORRECTION/8**

| put Contr | ol Registe | r (OCR) | | | | | Address : Bits : 8 | 11H |
|-----------|--|--------------------------------------|---------------------|----------|-----------|-----|-----------------------|-----|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R | R |
| Bit 7 | POWER $1 = \text{Enabl}$ | DOWN e power dow | /n | | | | | |
| Bit 6 | 0 = norma POWER 1 1 = Enable | DOWN CLC power dow | OCK n clock gene | erator | | | | |
| Bit 5 | 0 = norma DISABLE 1 = Disab | E Y DAC le Y DAC | | | | | | |
| Bit 4 | 0 = Enable DISABLE 1 = Disable | e Y DAC E COMPOSI le composite | TE DAC DAC | | | | | |
| Bit 3 | 0 = Enabl DISABLE 1 = Disab | e composite E C DAC le C DAC | DAC | | | | | |
| Bit 2 | 0 = Enabl CHROMA 1 = High | e C DAC A LOW PAS | S FILTER I | BANDWIDT | TH CONTRO | DL | | |
| Bit 1 | 0 = Low HSYNC 1 = Preset $0 = Abset$ | nt | | | | | | |
| Bit 0 | VSYNC $1 = Presen$ $0 = Abser$ | nt nt | | | | | | |

The OCR bit-3, 4 and 5 is used to enable/disable the Y, Composite and C DAC respectively. On readback, it can be used to detect the present of TV connection to the S-Video or Composite port (CVIDEN and SVIDEN pins must be tied to LOW).

| Horizontal Position Register (HPR) Address : 1 Bits : 8 Bits : 8 | | | | | | 16H | | | |
|--|------|-----|-----|-----|-----|-----|-----|-----|-----|
| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Туре | R/W |

Bit 7:0 HORIZONTAL POSITION

The 8-bit binary value defines the horizontal position of the output video image. The 8-bit value is a 2-compliments number. Each operating mode has its own startup default value. Subtracting from the start up default value will move the screen to the right. Adding to the start up default value will move the screen to the left. Each step represents 2-pixels. Since HPR is a signed-value, the most significant bit of this register is the sign bit.

Note that writing into this control register will override the current setting. The horizontal position hardware pin is disabled until the chip is being reset.

| Sub-Carrier Phase Register (SCPR)Address : 1DHBits : 8 | | | | | | | 1DH | | |
|--|------|-----|-----|-----|-----|-----|-----|-----|-----|
| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Туре | R/W |

Bit 7:0 LSB OF THE 11-BIT SUB-CARRIER PHASE REGISTER SCPR[7:0]

The most significant bits of the sub-carrier phase register is located at sub-address A. This adjustment is a 11-bit number with the range of 0 through 2048 representing 0 through 360 degree of phase adjustment.

| Close Caption Data Register (CCDR) | | | | | | | Address : 38H~3BH Bits : 8 | | |
|------------------------------------|------|-----|-----|-----|-----|-----|-------------------------------|-----|-----|
| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Sub-address 38h, 39h contain the first byte and second byte of the Line 21 Caption respectively. Odd parity for each byte is automatically generated during transmission. Before writing to these two registers, the users should check the Line 21 Caption flag in sub-address 0 (SR) bit 1 is clear. This flag is set automatically when the sub-address 38h is written. Writing into the sub-address 39h will not set this flag. Sub-address 3Ah, 3Bh contain the first byte and second byte of the Line 284 Caption respectively. Odd parity for each byte is automatically generated during transmission. Before writing to these two registers, the users should check the Line 284 Caption flag in sub-address 30h will not set this flag. Sub-address 38h is written. Writing into these two registers, the users should check the Line 284 Caption flag in sub-address 0 (SR) bit 0 is clear. This flag is set automatically when sub-address 38h is written. Writing into sub-address 3Bh will not set this flag.

| De | vice ID Re | gister (IDR) | | | | | | Address : | 3DH Bits | : 8 |
|----|------------|--------------|---|---|---|---|---|-----------|----------|-----|
| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 1 |
| | Туре | R | R | R | R | R | R | R | R | |

This register contains the device ID number. The value for this revision is 11 hex.

Closed Captioning

The AIT2138 supports closed captioning conforming to the standard Television Synchronizing Waveform for Color Transmission in Subpart E, Part 73 of the FCC Rules and Regulations and EIA-608. Closed captioning and text are transmitted during the blanked active line-time portion of Line 21.

The AIT2138 also supports the extended data services (EDS or XDS), which is transmitted during the blanked active line-time portion of Line 284. XDS is responsible for program name, start time, end time, call sign, etc.

Closed captioning consist of a 7-cycle sinusoidal burst that is frequency-locked and phase-locked to the caption data. After which the blanking level is maintained for two data bits, followed by a "1" start bit. The start bit is followed by 2 bytes of 16 bit data comprised of two 7 bit & 1 odd parity ASCII characters. The data for close captioning is stored in the Close Caption Data register (CCDR) 38h ~ 3Bh.



Figure 3. Closed Captioning Waveform (NTSC).

Video Measurements and Waveforms

The following displays the video measurements and waveforms of the AIT2138 for NTSC(M), NTSC(EIA) and PAL(B,D,G,H,I). These measurements and waveforms were used for quantifying signal distortions and rating the performance of the AIT2138. A Tektronix VM700T Video Measurement Set, a sophisticated test and measurement instrument that digitizes the video signal and automatically analyzes it in the digital domain, were used to obtain these measurements and waveforms.



Figure 4. Color Bar (75% Amplitude, 100% Saturation) with white, yellow, cyan, green, magenta, red, blue, and black colors (from left to right) were used in the tests.



Figure 5. Vector Scope Display for NTSC Full-screen 75% Amplitude, 100% Saturation Color Bars.



Sucrego Off

Figure 6. Horizontal Sync and Burst Interval Detail for NTSC.



Figure 7. NTSC (M) Composite Video Signal for 75% Amplitude, 100% Saturation Color Bars.



Figure 8. NTSC (M) Composite Video Signal for 75% Amplitude, 100% Saturation Color Bars (Luminance Only).



Figure 9. NTSC (M) Composite Video Signal for 75% Amplitude, 100% Saturation Color Bars (Chrominance Only).



Figure 11. NTSC (EIA) Composite Video Signal for 75% Amplitude, 100% Saturation Color Bars (Luminance Only).



Figure 12. NTSC (EIA) Composite Video Signal for 75% Amplitude, 100% Saturation Color Bars (Chrominance Only).



Figure 13. Vectorscope Display for PAL (B,D,G,H,I) Full-screen 75% Amplitude, 100% Saturation Color Bars.



Average USS

Figure 14. Horizontal Sync and Burst Interval Detail for PAL (B,D,G,H,I).



Figure 15. PAL (B,D,G,H,I) Composite Video Signal for 75% Amplitude, 100% Saturation Color Bars.



Figure 16. PAL (B,D,G,H,I) Composite Video Signal for 75% Amplitude, 100% Saturation Color Bars (Luminance Only).



Figure 17. PAL (B,D,G,H,I) Composite Video Signal for 75% Amplitude, 100% Saturation Color Bars (Chrominance Only).

Absolute Maximum Ratings (beyond which the device may be damaged)¹

| Power Supply Voltages |
|--|
| V_{DDA} (Measured to AGND) $\hfill \hfill \hf$ |
| V_{DD} (Measured to DGND) \qquad -0.5 to +7.0V \qquad |
| V_{DDA} (Measured to VDD) \qquad -0.5 to +0.5V \qquad |
| $A_{GND} \ (Measured \ to \ DGND) \0.5 \ to \ +0.5 V$ |
| Digital Inputs |
| Applied Voltage (Measured to DGND) ² |
| Forced current ^{3, 4} 10.0 to +10.0 mA |
| Analog Inputs |
| Applied Voltage (Measured to AGND) ² |
| Forced current ^{3, 4} 10.0 to +10.0 mA |
| Outputs |
| Applied voltage (Measured to DGND) ² |
| Forced current $^{3, 4}$ |
| Short circuit duration (single output in HIGH state to ground) |
| Temperature |
| Operating, ambient |
| junction +150°C |
| case |
| Storage |
| Electrostatic Discharge ⁵ |
| |

1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded. Applied voltage must be current limited to specified range.

2.

3. Forcing voltage must be limited to specified range.

Current is specified as conventional current flowing into the device. 4.

5. EIAJ test method.

| Parameter | | Min | Nom | Max | Units |
|---------------------|--|-------|---------|-----------------|-------|
| V _{DD} | Digital Power Supply Voltage | 4.00 | 5.0 | 5.50 | V |
| V _{DD_3.3} | SDRAM I/O Supply Voltage | 3.00 | 3.3 | 3.60 | V |
| V _{DDA} | Analog Power Supply Voltage | 4.00 | 5.0 | 5.50 | V |
| A _{GND} | Analog Ground (Measured to D _{GND}) | -0.1 | 0 | 0.1 | V |
| F _{xtal} | Crystal/Reference Clock Frequency | | 27.0000 | | MHz |
| f _{XTOL} | Crystal/Reference Clock Frequency Tolerance | 0 | ±300 | ±1350 | Hz |
| $f_{\rm H}$ | VGAHS Frequency | 31.5 | | 38 | KHz |
| f_V | VGAVS Frequency | 50.00 | | 85 ¹ | Hz |
| t _{PWH} | Reference Clock Pulse Width, HIGH | | 18.5 | | ns |
| t _{PWL} | Reference Clock Pulse Width, LOW | | 18.5 | | ns |
| t _{PWHS} | VGAHS Pulsewidth | 2 | | | μs |
| t _{VS-HS} | VGAVS to VGAHS Delay | 0 | | | ns |
| ts | Control Input Pulse Width, HIGH | | 50 | | ns |
| t _H | Control Input Pulse Width, LOW | 1 | 50 | | ns |
| V _{RT} | Reference Voltage, Top | 0.5 | 0.85 | 2.0 | V |
| V _{IN} | Analog Input Range | 0 | | V _{RT} | V |
| V _{REF} | External Reference Voltage | | 1.25 | | V |
| I_{REF} | D/A Converter Reference Current ($I_{REF} = V_{REF}/R_{REF}$, flowing out of the R_{REF} pin) | | 8.92 | | mA |
| R _{REF} | Reference Resistor, $V_{REF} = Nom$ | | 140 | | Ω |
| R _{OUT} | Total Output Load Resistance | | 50 | | Ω |
| V _{IH} | Input Voltage, Logic HIGH | 2.0 | | | V |
| V _{IL} | Input Voltage, Logic LOW | | | 0.8 | V |
| I _{OH} | Output Current, Logic HIGH | | | -2.0 | mA |
| I _{OL} | Output Current, Logic LOW | | | 4.0 | mA |
| T _A | Ambient Temperature, Still Air | 0 | | 70 | °C |
| T _c | Case Temperature, Still Air | 30 | | 105 | °C |

Note:

1. Resolution for 1024 X 768 supports up to 70Hz only.

| Parameter | • | Conditions | Min | Тур | Max | Units |
|----------------------------|--------------------------------------|---------------------------------|-------|-------|-------|-------|
| I_{DD} | Power Supply Current, Operating | CVIDEN=H, SVIDEN=H | | 300 | 400 | mA |
| \mathbf{I}_{DDSV} | S-Video Active | CVIDEN=L, SVIDEN=H | | 250 | 350 | mA |
| \mathbf{I}_{DDCV} | Composite Video Active | CVIDEN=H, SVIDEN=L | | 200 | 270 | mA |
| \mathbf{I}_{DDS} | Standby | CVIDEN=L, SVIDEN=L | | 80 | | mA |
| I_{DDQ} | Power Supply Current, Power- Down | $V_{DD} = Max,$ PWRDN = LOW | | 35 | | mA |
| V _{RO} | Voltage Reference Output | | 0.988 | 1.235 | 1.482 | V |
| Z _{RO} | V _{REF} Output Impedance | | | 3 | | KΩ |
| C _{AI} | Input Capacitance, A/D | ADCLK = LOW | | 4 | | pF |
| | | ADCLK = HIGH | | 12 | | pF |
| R _{IN} | Input Resistance | | 500 | 1000 | | KΩ |
| I _{CB} | Input Current, Analog | | | | ±15 | μΑ |
| CI | Digital Input Capacitance | | | 5 | 10 | pF |
| Co | Digital Output Capacitance | | | 10 | | pF |
| I _{IH} | Input Current, HIGH | $V_{DD} = Max, V_{IN} = V_{DD}$ | | | ±10 | μΑ |
| I_{IL} | Input Current, LOW | $V_{DD} = Max, V_{IN} = 0 V$ | | | ±10 | μA |
| I _{os} | Short-Circuit Current | | -20 | | -80 | mA |
| V _{OH} | Output Voltage, HIGH | I _{OH} = Max | 2.4 | | | V |
| V _{OL} | Output Voltage, LOW | $I_{OL} = Max$ | | | 0.4 | V |

Electrical Characteristics

Switching Characteristics

| Parameter | | Conditions | Min | Тур | Max | Units |
|------------------|-----------------------------|--------------------------|-----|-----|-----|-------|
| t _{DS} | Sync Output Delay | VGA Sync to Sync Out | | 100 | | ns |
| t _{DOV} | Analog Output Delay | PXCK Out to Video Out | | | 15 | ns |
| t _R | D/A Output Current Risetime | 10% to 90% of Full Scale | | 2 | | ns |
| t _F | D/A Output Current Falltime | 90% to 10% of Full Scale | | 2 | | ns |

| Paramet | er | Conditions | Min | Тур | Max | Units |
|-----------------|--|--|-----|------|------|-------|
| E _{LI} | A/D Integral Linearity Error, Independent | $V_{RT} = 2.0V$ | | ±0.3 | ±0.5 | LSB |
| E_{LD} | A/D Differential Linearity Error | $V_{RT} = 2.0V$ | | ±0.3 | ±0.5 | LSB |
| E_{AP} | Aperture Error | | | 30 | | ps |
| E _{OT} | Offset Voltage, Top | R_{T} - V_{IN} for most positive code transition | -20 | 45 | 80 | mV |
| E _{OB} | Offset Voltage, Bottom | V _{IN} for most negative code transition | 30 | 65 | 110 | mV |

Input System Performance Characteristics

Note: Values shown in Typ column are typical for $V_{DD} = V_{DDA} = +5V$ and $T_A = 25^{\circ}C$.

Output System Performance Characteristics

| Paramete | r | Conditions | Min | Тур | Max | Units |
|----------|------------------------------|--|-----|-----|-------|------------------|
| RES | D/A Converter Resolution | | 10 | 10 | 10 | Bits |
| dp | Differential Phase | PXCK = 27 MHz, 40 IRE Ramp | 7 | 0.5 | | degree |
| dg | Differential Gain | PXCK = 27 MHz, 40 IRE Ramp | | 1.5 | | % |
| CNLP | Chroma Nonlinear Phase | NTC-7 Combination | | | ±1.25 | degree |
| CNLG | Chroma Nonlinear Gain | NTC-7 Combination | | | ±1.0 | % |
| PSRR | Power Supply Rejection Ratio | $C_{BYP} = 0.1 \ \mu F, \ f = 1 \ KHz$ | | 0.5 | | % / |
| | | 24. 12 | | | | %V _{DD} |

Notes:

1. Noise Level is unified weighted, 10 kHz to 5.0 MHz bandwidth, with Tilt Null ON measured using VM700 "Measure Mode."

2. Noise Level is unified weighted, 10 kHz to 5.0 MHz bandwidth, measured using VM700 "Auto Mode".

| Pin | Name | Pin | Name | Pin | Name | Pin | Name |
|-----|-----------------------|-----|-----------------------|-----|-------------------|-----|------------------|
| 1 | V _{DD} | 33 | PDO_14 | 65 | V _{DDA} | 97 | DGND |
| 2 | DGND | 34 | PDO_15 | 66 | SVIDEN | 98 | TVSTD0 |
| 3 | RESET | 35 | NC | 67 | CVIDEN | 99 | NC |
| 4 | NC | 36 | * V _{DD 3.3} | 68 | NC | 100 | NC |
| 5 | T_EN | 37 | PDI_0 | 69 | C_COMP | 101 | V _{DD} |
| 6 | V _{DD} | 38 | PDI_1 | 70 | R _{REF} | 102 | ZOOM |
| 7 | DGND | 39 | PDI_2 | 71 | V _{DD} | 103 | PAL_NTSC |
| 8 | NC | 40 | PDI_3 | 72 | LUMA | 104 | FILTER |
| 9 | V _{DD} | 41 | PDI_4 | 73 | PWRDN | 105 | OVRSCN |
| 10 | GNDPLL | 42 | DGND | 74 | V _{REF} | 106 | YUV_OUT |
| 11 | PLL_LPF | 43 | PDI_5 | 75 | COMP | 107 | RGB_OUT |
| 12 | VDDPLL | 44 | PDI_6 | 76 | AGND | 108 | AGND |
| 13 | * V _{DD_3.3} | 45 | PDI_7 | 77 | CHROMA | 109 | V _{DD} |
| 14 | MW_CLK | 46 | PDI_8 | 78 | V _{DDA} | 110 | POS _D |
| 15 | MW_RST | 47 | PDI_9 | 79 | V _{DDA} | 111 | POS _R |
| 16 | MW_EN | 48 | PDI_10 | 80 | V _{TIN} | 112 | POSL |
| 17 | PDO_0 | 49 | PDI_11 | 81 | V _{TOUT} | 113 | POS _U |
| 18 | PDO_1 | 50 | PDI_12 | 82 | CSYNC | 114 | DGND |
| 19 | DGND | 51 | PDI_13 | 83 | R | 115 | V _{DD} |
| 20 | PDO_2 | 52 | DGND | 84 | AGND | 116 | I2C_SCL |
| 21 | PDO_3 | 53 | PDI_14 | 85 | V _{DDA} | 117 | I2C_ADR |
| 22 | PDO_4 | 54 | PDI_15 | 86 | EN_RST\ | 118 | I2C_SDA |
| 23 | PDO_5 | 55 | NC | 87 | DGND | 119 | DGND |
| 24 | PDO_6 | 56 | NC | 88 | G | 120 | PHASE |
| 25 | PDO_7 | 57 | NC | 89 | AGND | 121 | SDR |
| 26 | PDO_8 | 58 | * V _{DD_3.3} | 90 | TVSTD1 | 122 | BLANK |
| 27 | PDO_9 | 59 | V _{DD} | 91 | V _{DDA} | 123 | FREEZE |
| 28 | PDO_10 | 60 | NC | 92 | V _{DD} | 124 | DGND |
| 29 | DGND | 61 | XTAL1 | 93 | V _{RT} | 125 | HSRAW |
| 30 | NC | 62 | XTAL2 | 94 | В | 126 | HSOUT |
| 31 | PDO_12 | 63 | DGND | 95 | AGND | 127 | VSRAW |
| 32 | PDO_13 | 64 | AGND | 96 | V _{DDA} | 128 | VSOUT |

Table 18. AIT2138 MQFP Package - Pin Assignments

Note: NC should be open, not connected to ground or VCC. * This Pin also can be connected to VDD.

Figure 19. 128 Lead Metric Quad Flat Pack (MQFP) Outline



Figure 20. AIT2138 128-Lead Metric Quad Flat Pack (MQFP) Dimensions

NOTE:

- 1. DIMENSIONS D₁ AND E₁ DO NOT INCLUDE MOLD PROTRUSION. BUT MOLD MISMATCH IS INCLUDED. ALLOWABLE PROTRUSION IS .25MM/0.10" PER SIDE.
- 2. DIMENTION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION .08MM/.003" TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
- 3. CONTROLLING DIMENSION: MILLIMETER.

| Cumhal | Dimension in inch | | | Dimension in mm | | | |
|-----------------------|-------------------|-------|-------|-----------------|-------|-------|--|
| Symbol | Min | Nom | Max | Min | Nom | Max | |
| Α | | | 0.134 | | | 3.40 | |
| A ₁ | 0.010 | | | 0.25 | | | |
| A ₂ | 0.0107 | 0.112 | 0.117 | 2.73 | 2.85 | 2.97 | |
| В | 0.007 | 0.009 | 0.011 | 0.17 | 0.22 | 0.27 | |
| С | 0.004 | | 0.008 | 0.09 | | 0.20 | |
| D | 0.906 | 0.913 | 0.921 | 23.00 | 23.20 | 23.40 | |
| D ₁ | 0.783 | 0.787 | 0.791 | 19.90 | 20.00 | 20.10 | |
| E | 0.669 | 0.677 | 0.685 | 17.00 | 17.20 | 17.40 | |
| E1 | 0.547 | 0.551 | 0.555 | 13.90 | 14.00 | 14.10 | |
| е | 0.020 BSC | | | 0.5 BSC | | | |
| L | 0.029 | 0.035 | 0.041 | 0.73 | 0.88 | 1.03 | |
| L ₁ | 0.063 BSC | | | 1.60 BSC | | | |
| Y | | | 0.004 | | | 0.10 | |
| θ | 0° | | 7° | 0° | | 7° | |



Sales Offices

China Office:

AlTech Shanghai Co., Ltd. 1261 Nanguan Rd. Building C, F/11, Suite D Pudong, Shanghai 200127, P.R. China TEL: (86) 21-6427-1897 FAX: (86) 21-6427-1900

Taiwan Office:

AlTech-Taiwan 17F, No. 410, Sec. 5 Chung Hsiao East Rd. Taipei, Taiwan, R.O.C. TEL: (02) 8780-1189 FAX: (02) 8780-1187

Japan Distributor:

Kanematsu Semiconductor Corp. 6-1 Shintomi 1-chome Chuo-Ku, Tokyo, 104, Japan TEL: (813) 3551-7791 FAX: (813) 3553-3644

Nichimen Electronic Components Corp. HokoOku Bldg., 9F, 6-28 Nakatsu 1-Chome, Kita-Ku Osaka, 531 Japan TEL: (81) 6-375-7720 FAX: (81) 6-375-7730

Taiwan Distributor:

Silicon Application Corp. 7F, No. 14 Lane 235, Pao Chia Rd. Hsin Tien, Taipei Hsien, Taiwan TEL: (886) 2-2917-8855 FAX: (886) 2-2917-1622

Holy Stone Enterprise, Co. Ltd. 1 Fl., No. 62, Sec. 2, Huang Shan Rd. Neu Hu Dist., Taipei, Taiwan TEL: (886) 2-2627-0383 FAX: (886) 2-2798-7181 Synnex Technology International Corp. 4th FI., 75, Sec. 3, Ming-Sheng E. Rd. Taipei, Taiwan, R.O.C. TEL: (886) 2-2506-3320 FAX: (886) 2-2504-8081

Singapore Office:

INSTEP MicroSolutions Pte., Ltd. 18, Tannery Lane, #05-02 Lian Tong Building, Singapore 347780 TEL: (65) 741-7507 FAX: (65) 741-1478

United Kingdom:

K9 Technology Ltd. Upper Level, The Dutch Barn Elm Tree Park, Manto, Marlborough SN81PS, UK TEL: (44) 1672-861000 FAX: (44) 1672-861010

Germany:

Data Tech Gmbh Industriestresse 2a D-82110 Germering, Germany TEL: (49) 89-47-00-30 FAX: (49) 89-84-20-72

North America:

Aactive Engineering 18 Technology, Suite 136 Irvine, CA 92618 TEL: (714) 753-7080 FAX: (714) 753-7085

Aactive Engineering 1424 Madera Rd., Suite 204 Simi Valley, CA 93065 TEL: (805) 577-9888 FAX: (805) 577-9889 Quorum Technical Sales 4701 Patrick Henry Drive Bldg. 12, Santa Clara, CA 95054 TEL: (408) 980-0812 FAX: (408) 748-1163

AIT2138

The Twist Company 3433 Broadway St. N.E. Minneapolis, MN 55413 TEL: (612) 331-1212 FAX: (612) 331-8783

Genesis Marketing 224 Church St. NW Suite 1 Huntsville, AL 35801 TEL: (205) 534-3097 FAX: (205) 534-1034

Genesis Marketing 7001 Peachtree Industrial Blvd. #205, Nacross, GA 30092 TEL: (770) 840-7560 FAX: (770) 840-9651

WD Sales, Inc. 42 Water Street Eastchester, NY 10709 TEL: (914) 779-8738 FAX: (914) 779-8840

WD Sales, Inc. 52 Warren Way Burlington Township, NJ 08016 TEL: (609) 386-9014 FAX: (609) 386-7037



AITech International Corp.

World Headquarters 47971 Fremont Blvd., Fremont, CA 94538, USA Tel: (510) 226-8960 • (800) 882-8184 • Fax: (510) 226-8996 http://www.aitech.com • E-mail: icsales@aitech.com

©1998 AITech International Corporation. All Rights Reserved. Specifications subject to change without notice. AITech, VSPro, and *Flic-Free* are trademarks of AITech International Corporation

AITech PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF AITech. Information furnished by AITech International Corporation is believed to be accurate and reliable. However, no responsibility is assumed by AITech International Corporation for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of AITech International Corporation.